Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12454 Discussions

PCIe Root Port Configuration using NIOS via Avalon-MM Interface on Cyclone 5 Board

Altera_Forum
Honored Contributor II
1,915 Views

Does anyone have refence code or steps needed for configuring PCIe (PCI Express) as Root Port (Root Complex) via the NIOS-II processor on 

a Cyclone 5 board using the Avalon-MM interface ? 

 

I'm trying to understand the basic steps needed to configure the PCIe interface and leverage a reference example for our application. 

Any specifics regarding root port and end port registers and there values would also be helpful. Once again, I'm trying to configure the 

PCIe interface using the NIOS-II/f proccessor via the Avalon-MM interface and expecting everything to be memory mapped addressed and 

would like feedback on this as well. 

 

Thanks
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
228 Views

Have you found any reference? 

Thanks. 

 

 

--- Quote Start ---  

Does anyone have refence code or steps needed for configuring PCIe (PCI Express) as Root Port (Root Complex) via the NIOS-II processor on 

a Cyclone 5 board using the Avalon-MM interface ? 

 

I'm trying to understand the basic steps needed to configure the PCIe interface and leverage a reference example for our application. 

Any specifics regarding root port and end port registers and there values would also be helpful. Once again, I'm trying to configure the 

PCIe interface using the NIOS-II/f proccessor via the Avalon-MM interface and expecting everything to be memory mapped addressed and 

would like feedback on this as well. 

 

Thanks 

--- Quote End ---  

Altera_Forum
Honored Contributor II
228 Views

I did not find any reference code to get our system up and running and therefore had to write my own PCIe interface driver which interfaces to the CRA Slave and to generate TLP config packets. Our board contains a Cyclone 5 configured as a root port which communicates over PCIe to a TI C6655 DSP as an endpoint. NOTE: The Altera C5 Users guide for the bit definitions for the SOP and EOP bits is not correct.....The users guide has them opposite of what they truly are. Table 8-32 on page 8-17 is incorrect..... SOP is really Bit 0 while EOP is really Bit 1... 

 

Hope this helps
Altera_Forum
Honored Contributor II
228 Views

Ok thank you for the hints. 

Michele.
Altera_Forum
Honored Contributor II
228 Views

Could you give me NIOS basic functions to access CRA slave, please. 

 

Thank you
Reply