Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Physical core separation

Altera_Forum
Honored Contributor II
756 Views

Does anybody have an experience or knowledge how to realize physical separation of cores inside an FPGA? 

The location of the particular core (e.g. a crypto core) can be constrained but how to verify the bitstream that there are no signals coming to/from the core except the port connections specified in the RTL design? 

I'm aware of moats idea and limited use of routing resources but the question of bitstream verification still remains unaswered. Any suggestions?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
84 Views

it sounds like you might want to use the red/black separation feature available in Cyclone III LS, but you'll have to contact an Altera distributor to get a license for it

Reply