Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Pin for sdram external connection interface in NEEK

Altera_Forum
Honored Contributor II
765 Views

Hello, 

 

I'm trying to add an DDR controller to my design in the Cyclone 3 Nios2 Embedded Evaluation Kit. I have checked some examples and all examples export the interfaces "external connection" and "memory" from the controller. In the NEEK documentation I found the PINs to assign to the "memory" interface with the pin planner but I cannot find where I must connect the "external connection". 

 

These are the pins that I don't know where I must to assign them: 

 

external_connection_local_init_done 

external_connection_local_refresh_ack 

external_connection_reset_phy_clk_n
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
76 Views

Finally I found the solution by my self. Simply, in the top level don't export those buses hehe.

Reply