Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Pipelined SRAM

Altera_Forum
Honored Contributor II
800 Views

Having trouble interfacing CY7C1470 pipelined SRAM to nios. It does not seem like a combination of signal timing parameters in the Generic Tri-state Controller exists that can create the staggered write cycle that this chip needs. I have inserted delays in a test bench that proves that delays are needed, but inserting logic past the tri-state drivers in real life is not an option. Am I missing something? :confused:

0 Kudos
0 Replies
Reply