Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Problem with reading DDR2 using Avalon MM template (Cyclone III)

Altera_Forum
Honored Contributor II
793 Views

Good afternoon, I configured the system which is reading out data from flash in DDR2 using nios. Further using Avalon MM template I read data from DDR2, and they are read with additional 00 bits. In what there can be a problem? 

 

Data in flash: 01 00 9F 02 FF FF FF FF ... 

Read data in flash (Nios): 1 0 159 2 255 255 255 255 ... 

Write data in DDR2 (Nios): 1 0 159 2 255 255 255 255 ... 

Read data in DDR2 (Nios): 1 0 159 2 255 255 255 255 ... 

 

It's OK. 

 

Read data using Avalon MM temoplate (SignalTap II) 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10032&stc=1  

 

Project: https://yadi.sk/d/ijojrj8ke9inw
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
88 Views

I edited a post, and it was lost... 

 

The system which reads flash is configured and writes in DDR2 using nios. Works well. And here using avalon mm master we read DDR2, reads with additional 00 bytes. In what there can be a problem? 

 

Basic data in flash 01 00 9F 02 FF FF FF FF... 

Read data from flash (nios) 1 0 159 2 255 255 255 255... 

Read data after record in DDR2 (nios) 1 0 159 2 255 255 255 255... 

 

Read data from DDR2 (signal tap II), using Avalon MM master 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10036&stc=1
Altera_Forum
Honored Contributor II
88 Views

The system which reads flash is configured and writes in DDR2 using nios. Works well. And here using avalon mm master we read DDR2, reads with additional 00 bytes. In what there can be a problem? 

 

Basic data in flash 01 00 9F 02 FF FF FF FF... 

Read data from flash (nios) 1 0 159 2 255 255 255 255... 

Read data after record in DDR2 (nios) 1 0 159 2 255 255 255 255... 

 

It is good 

Read data from DDR2 (signal tap II), using Avalon MM master 

https://www.alteraforum.com/forum/attachment.php?attachmentid=10039
Reply