Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12367 Discussions

Q16.0 QSYS altera_avalon_new_sdram_controller Error Invalid access time t_ac

Altera_Forum
Honored Contributor I
803 Views

I have a problem with Q16.0 QSYS SDRAM Controller about : 

Error: sdram0: Invalid access time t_ac (must be < 3.0 ns).  

 

I have searched google about this, there is result not even remotely close. 

In the datasheet Access time from CLK(tAC) is 5.4 ns(max) at CL=3. But the rule check said this value must be less than 3.0 ns. 

And the preset settings are also blocked by this rule. The correct rule should be (must be >3.0 ns) I think. 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12507&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=12508&stc=1
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
79 Views

Problem solved, my bad, the Clock Source meant to be 100Mhz but accidentally be set to 1Ghz.

Reply