Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12452 Discussions

QSYS Avalon MM Clock Crossing Bridge problems

Altera_Forum
Honored Contributor II
1,156 Views

I'm using an Avalon MM Clock Crossing Bridge. The problem is that whenever I try to access the remote side of the bridge the NIOS system simply locks up. 

 

Did anybody else experience such behavior? Are there any examples available using the clock crossing bridge?  

 

All I want to do is access the native PHY register interface from NIOS.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
278 Views

Grab SignalTap II and look what is happening on the Avalon bus during your failing operation. My clock crossing bridges are working fine.

Altera_Forum
Honored Contributor II
278 Views

I did already. Both the slave side and the master side of the bridge were dead. It works with a plain bridge, then I observe read getting asserted, etc. But as soon as I replace it with the clock crossing bridge everything will just hang.

Altera_Forum
Honored Contributor II
278 Views

Is there a working mm clock crossing bridge sample anywhere?

Reply