- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm creating a custom Qsys component, I can put generics into vhdl top-level file, and than use them as parameters in Qsys.
How can I pass parameter values from other connected cores? For example "genereic clock : unsigned integer" in my core, how can I pass the value from "Clock Source" component?Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page