Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12436 Discussions

Question about NIOS's irq line hold duration

CLi19
Beginner
974 Views

Hello everyone,

 

I'm now working on a NIOS II project and something about NIOS Irq bothers me.

irq_pb.png

 

Just as the image shows, my questions are :

  • How long should we keep the irq line high?
  • Will irq handler quit if we let down the irq signal in the middle?(like t1)
  • What would happen at t2?

 

I'm not sure if my question is clear enough. Tell me if you need further information.

 

Thanks a lot.

 

 

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
151 Views

Hi,

Please check this document for better understanding of the IRQ with NIOS II

 

https://www.intel.com/content/dam/altera-www/global/ja_JP/pdfs/literature/hb/nios2/n2sw_nii52006.pdf

 

Regards.

 

Reply