Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

Question on Arria NAND flash compatibility on page and block sizes

Altera_Forum
Honored Contributor I
776 Views

We're considering using Arria V or 10 SOC to interface a CPU to an ONFI 4.0 compliant NAND. The particular NAND that must be supported has 1024 pages/block (arria max is 512) and page size 16384 (plus ECC bits) (arria is up to 8KBytes).  

 

Is there any possibility of mating these devices, or no? We could consider "wasting" space in the blocks or pages because it's capacity is much more than we need.... 

 

Reason for having this issue: We are new to using NAND flash; we like the Arria because we would not have to ceritify IP, which is an issue in our industry (com'l Aerospace). 

 

Thanks for any comments on this!
0 Kudos
0 Replies
Reply