Question on Arria NAND flash compatibility on page and block sizes

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Question on Arria NAND flash compatibility on page and block sizes

948 Views

We're considering using Arria V or 10 SOC to interface a CPU to an ONFI 4.0 compliant NAND. The particular NAND that must be supported has 1024 pages/block (arria max is 512) and page size 16384 (plus ECC bits) (arria is up to 8KBytes).

Is there any possibility of mating these devices, or no? We could consider "wasting" space in the blocks or pages because it's capacity is much more than we need....

Reason for having this issue: We are new to using NAND flash; we like the Arria because we would not have to ceritify IP, which is an issue in our industry (com'l Aerospace).

Thanks for any comments on this!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.