Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!
Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I am new in qsys. I need to connect my nios processor with ram 2-port block in fpga in read/write mode. 1 port will have an access from fpga logic, second connects to nios. What kind of bridge i need to use?
The easiest thing to do is just add this from the IP Catalog in Qsys. Connect one port to Nios and export the other port to connect to the rest of your design outside your Qsys system.
