Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Read FIFO outside Qsys design via Nios II

Altera_Forum
Honored Contributor II
834 Views

A block outside the Qsys system generates data which can be read from a FIFO. Thus, the exposed interface is q, empty, rdreq. I want to connect Qsys to this design and read the data generated by this block and written into its FIFO. 

 

Since the FIFO is external the Qsys system, I could connect to it via PIO. However, I am sure that a superior method exists to achieve this end. How should this be done?
0 Kudos
0 Replies
Reply