Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

Read out uninitialized SRAM m10K from FPGA fabric on Cyclone V SoC

Altera_Forum
Honored Contributor II
862 Views

Hi, 

 

Our goal is to read out the uninitialized m10K in cyclone V SoC contents on power up.  

 

First of all, in the internal memory user guide of cyclone V SoC, I only see the output of m10K are reset on power up and we can initialize XX..X on power up in simulation. How about the contents? Are all the contents also reset to 0? Can we skip this reset/initialization? 

 

However, we are not able to see uninitialized SRAM contents from the FPGA fabric. We implement our simple test circuit by:  

(1) on FPGA fabric only, without interface to or from HPS, 

(2) using an M10K block ram as the SRAM, 

(3) in Quartus, checking the "No, leave it blank" and "initialize to XX...X on power up in simulation", or create an initialization file with contents as XX..X, 

(4) configuring using JTAG through on-board USB-blaster II, 

(5) showing each word in M10K on user LED every second. 

 

So I was wondering whether we miss some important steps to bypass the SRAM initialization/reset in order to read out uninitialized SRAM contents. Could you help us by pointing to critical steps/tools/docs?
0 Kudos
0 Replies
Reply