Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12434 Discussions

Reading rooport's PCIe HIP configuration space

Altera_Forum
Honored Contributor II
804 Views

Hi! 

 

I have a PCIe system based on Cyclon V GX Terasic DE1 (rootport) and Altera Cyclone V GT (endpoint) development boards. 

On the rootport side I connected Avalon-JTAG master to CRA and TXS Avalon slave ports of the HIP. 

 

1. How can I access the Configuration Space of RootPort PCIe HIP - should I use the CRA avalon port for this (and what is the way if so...)? 

 

2. What is the sequence of operations on Avalon Bus to read Configuration Space of RootPort?.... EndPoint? 

 

3. As much as I understood from Altera doc's I can send the all type of TLP's through Root Port TLP Data Registers on CRA avalon port.  

It's not clear - what the Avalon TX slave port is for? 

 

 

 

Thanks in advance!
0 Kudos
0 Replies
Reply