Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Remote system upgrade issue

hjian6
Beginner
1,458 Views

The follow picture is my current 10m16’s compilation report, my issues are as follows:

  1. I would like to add new function to realize remote system upgrade (RSU). I’m not sure 10m16 resource is enough if it set up NIOS II architecture with necessary modules.
  2. My current FPGA (10m16) circuit, specific pins like NCONFIG, CONF_DONE and BOOT_SEL have been pull up to VCC, whether will it impact remote system upgrade function I want? 
  3. In the condition of current circuit, can I use NIOS II or self-build modules to realize RSU function to receive new profile through serial interface and do reconfiguration, then run new program without repowering FPGA?
  4. If it must set up NIOS II, I would like to save it into UFM and run it into RAM, could it be realize?

 

Related folder I found on intel net may be not latest, so please afford them to me if you have. If you have related example, may be I will catch and realize the function quickly.

 

Thanks in advance.

0 Kudos
2 Replies
ShafiqY_Intel
Employee
493 Views

Hi,

 

Here the answers for your question:

Question 1:

10m16 mean your MAX 10 device have 16K logic element. Therefore, as long as your design does not exceed 16K logic element, you should be able to design remote system upgrade (RSU).

Noted: MAX 10 device with order code SC and DC do not have dual configuration image feature (unable to design RSU). For more details on MAX 10 ordering code please refer to following link (on page 5): https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_overview.pdf#page=5   

 

Question 2:

The NCONFIG, CONF_DONE and BOOT_SEL pins must be pulled high (10-kΩ pull-up) in order to make it work. Please refer to following link for more details regarding to MAX 10 Pin Connection Guideline: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/max-10/pcg-01018.pdf

 

Question 3:

If your MAX 10 pin connection are set correctly, you should able to design RSU with your MAX 10 (can run/upgrade new program without repowering FPGA).

 

Question 4:  

If you want to set up NIOS II, you can save it into UFM and run it into internal flash (not RAM). Refer to following link for memory sector utilization for MAX 10 device:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/ug_m10_config.pdf

Below are the related links for RSU over NIOS II:

 

For your addition information, instead of using NIOS II, you also can design RSU and upgrade data over system console with Avalon-MM Master. You can refer to following link for more details on RSU over system console with Avalon-MM Master. However, the reference design below is design for Cyclone 10 (not MAX 10, but the concept to update data over system console is almost similar).  

 

Thank you.

0 Kudos
hjian6
Beginner
493 Views

Hi, MShafiq

   

    Thank you for your answer and affording information.

0 Kudos
Reply