Removing GND pins on a transceiver-less cyclone V

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Removing GND pins on a transceiver-less cyclone V

873 Views

Hello, I am designing a board with a E5CS5EBA6U23C8N device (Cyclone V). On the left side of the FPGA, most of pins are connected to GND because this FPGA do not implement Gigabit Transceivers. I am willing to leave unconnected the pins normaly connected to the transceiver so that It would be easier to route signals or place decoupling capacitors on the bottom side of the board. Should I?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.