Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

Removing GND pins on a transceiver-less cyclone V

Altera_Forum
Honored Contributor II
776 Views

Hello, I am designing a board with a E5CS5EBA6U23C8N device (Cyclone V). On the left side of the FPGA, most of pins are connected to GND because this FPGA do not implement Gigabit Transceivers. I am willing to leave unconnected the pins normaly connected to the transceiver so that It would be easier to route signals or place decoupling capacitors on the bottom side of the board. Should I?

0 Kudos
0 Replies
Reply