Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Reset Vector on Flash Memory

Altera_Forum
Honored Contributor II
963 Views

Hello, 

I'm new in Nios II and have two questions for you. 

 

I want to control my Clocked Video Input and Output via Nios II. 

 

First question: 

I begin my Nios II experience with this training video: 

http://www.youtube.com/watch?v=t-npunz49ny (See his configuration at 7:40) 

 

The Hello World works fine with onchip memory, but if I want to connect a flash memory for the reset vector, i become this two errors: 

https://www.alteraforum.com/forum/attachment.php?attachmentid=6641  

Why did I become this errors and why does the guy from the video does not have them? 

 

Second question: 

In this .pdf on page 120 

http://www.altera.com/literature/ug/ug_vip.pdf 

I see that I can output the video, by using the control register bit 0. 

How do I configure this in NiosII? 

I think that I have to write something like this: 

cvo_0.control(0,1);  

but wherefrom do I know the correct syntax? 

 

Thank you very much.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
81 Views

First question: solved 

Before lunch, I have closed Quartus II. After it, I reopend it. Aaand: No more errors... However 

 

Still trying to configure the registers.
Reply