Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

Running NIOS II/f from SDRAM - DE1 board

Altera_Forum
Honored Contributor II
1,182 Views

Has anyone tried running NIOS II/f from 8 MB SDRAM on DE1 board? I am trying to do that but Quartus says it cannot fit the device in the memory.

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
141 Views

Are you running a demonstration or your own code? My guess would be to check the pins, since it is a small design and cant have area issues. So please check if you defined more pins than the device has in your top module. 

 

Apart from that, can you elaborate more on what you did in SOPC or QSys?
Altera_Forum
Honored Contributor II
141 Views

Did you used TimeQuest tools for timing constraints?

Altera_Forum
Honored Contributor II
141 Views

No, I have not used it. Is there any tutorial available for that? I don't know how to use it.

Reply