Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12435 Discussions

SOC CyV ARM and ethernet connection

Altera_Forum
Honored Contributor II
831 Views

i've TERASIC NANO/ATLAS DE0 KIT, 

 

how can i assume a connection to send UDP data packets from FPGA throught HPS ETHERNET connecion? 

 

Ethernet PHy is connected to HPS, no to FPGA. 

 

some approach? 

I'm using LINUX NANO IMAGE, "POKY" with framebuffer. 

Thanks.
0 Kudos
0 Replies
Reply