Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

SPI Driver Master in Qsys

Honored Contributor II

Hi All. 



I am using a SPI Master component in Qsys. The driver makes use of the alt_avalon_spi_command(). 

No problem about this. 



The only problem i have is related to the read operation. Infact the slave would like to see have the MOSI signal at the moment of the read set to H. 



Unfortunatly this is not what the driver does. Is possible in some way to modify the driver in order to get the signal in this High during read instead of Low? 



Thank you. 

0 Kudos
0 Replies