SPI slave mode - CS is getting glitch (CYCLONII:EP2C8F256C7)

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

SPI slave mode - CS is getting glitch (CYCLONII:EP2C8F256C7)

989 Views

Hello,

I created a block using Qsys - SPI (3 wire serial) which has been configured as slave: mode0 (polarity& phase), data8bit, msb first.

The clock of spi block is 48Mhz.

I send information through external MCU with SPI Master configuration same as FPGA, in the frequency of 5.5 Mhz (tried to descend to the 350Khz and it did not solve the glitch)

ChipSelect configurated as No pull (tried pull up/down and the problem is still appears).

the problem:

I receive glitch in ChipSelect that causes obstruction of information received. Here are the photos:

http://www.alteraforum.com/forum/attachment.php?attachmentid=12803&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=12804&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=12805&stc=1

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.