Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Save changes in ip core code modifications

Altera_Forum
Honored Contributor II
802 Views

Hello everybody, 

 

I have changed the verilog code for the interval timer added in the sopc builder. The problem is that everytime I re-generate the system, my lines are cleared. Is there any mark that the system generation script doesn`t clear? 

 

Many thanks 

 

ifdm 

 

P.D These marks don't work

 

// <ALTERA_NOTE> CODE INSERTED BETWEEN HERE 

// AND HERE WILL BE PRESERVED </ALTERA_NOTE>
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
70 Views

That is not possible, it would require changes to the source code of the timer so that your modifications would be emitted into the verilog/vhdl it creates. The source for the component is written in an old language that isn't very readable so I wouldn't recommend doing this. 

 

You could feed the modified generated verilog through component editor to make a new timer component. The tricky part would be to make it recognized as a timer by the software tools. You can probably grab the driver and software .tcl file from the source directory and hack that up to be matched up with your new hardware. You would also need to add to the hardware .tcl file information like the clock period, timeout period, etc... so that the HAL driver works.
Reply