Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12408 Discussions

Searching example code or manual entry regarding ACP mapping for EMAC DMA access

Altera_Forum
Honored Contributor I
746 Views

Hello, 

 

we are using a Cyclone V SOC and its integrated EMAC for a high bandwidth application. 

 

 

  • All communication to the device are based on gigabit ethernet. 

  • The mass-data are processed mostly by FPGA hardware 

  • The control channel is done by SW 

 

 

The EMAC should now 

 

 

  • Send mass-data from one part of the DDR3 without usage of the l2 cache 

  • ​... so the bandwidth of the cache isn't affected by this 

  • Send sw generated control packets from the other part of the DDR3 with the usage of the l2 cache 

  • ... so our IP-Stack can stay unaware about caching effects etc. 

 

 

We thought, this should be possible using a well-tailored ACP window so the EMAC can differentiate between the two DDR3 locations. 

 

For now, we have only found the register description  

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/hb/cyclone-v/cv_5v4.pdf (starting at page 600).and would be happy to find a more step-by-step description ... ACP for Dummies ... more or less. 

 

=> Is there an easy way to get a system running without too much headaches? 

.... I'm doing direct register writes quite often (coming from the FPGA-side) - I would just like to exploit any possibilities for a more high-level-approach ;-) 

 

Best regards, 

Roman 

 

PS: I didn't find a subforum where the question might have fitted any better but please move me away if you like to
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
72 Views

I've found an interesting article of one of Altera's employees (Nick Ni) 

describing a reference design that would make use of the ACP functionalities 

but no information, if this design might be available for testing  

or - in my case - to get a grasp of what is needed: 

 

http://embedded-computing.com/articles/best-real-time-soc-systems/
Reply