Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Secure boot from FPGA and AES

Altera_Forum
Honored Contributor II
1,021 Views

Hi all, 

 

I need to have ability to have a secure boot by flashing the preloader in FPGA and use its AES engine. 

 

According to last answer of this post : http://www.alteraforum.com/forum/showthread.php?t=52800&highlight=secure+boot 

flashing preloader using FPGA enables secure boot, is there any documentation or resources to explore this option ? 

 

Thanks, 

Jack.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
204 Views

I assume you are using cyclone V SoC. To boot from FPGA, you can refer to here: 

https://rocketboards.org/foswiki/view/documentation/bootfromfpga151 

 

However the example above does not use secure boot - you'll have to enable the FPGA image authentication as described here: 

https://www.altera.com/en_us/pdfs/literature/an/an556.pdf
Altera_Forum
Honored Contributor II
204 Views

Thank you, I read both documentation and it seems to fit the needs.

Reply