Size of on-chip memory

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Size of on-chip memory

945 Views

Hello all,

Can someone please explain how the Nios On-Chip memory component is constructed of the device's RAM blocks ? Can it reside in only one type of blocks, i.e. M-RAMs ?

My problem is that although the EP2S30 device seemingly has lots of memory (1.3 mln bits), I don't manage squeezing more than 72Kbyte of On-chip memory into it - the Quartus fitter says it's impossible.

What is the solution ?

Thanks in advance

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.