Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Standard Ethernet example cpu generation issue

Altera_Forum
Honored Contributor II
945 Views

Hi, 

I am trying to regenerate the standard ethernet design useing quartus webpack 12.0 sp2 and I get the following errors when I generate the niosii-ethernet-standard-3c25/eth_std_main_system in Qsys. What am I doing wrong? 

Error: cpu: Failed to generate module eth_std_main_system_cpu 

Info: cpu: Done RTL generation for module 'eth_std_main_system_cpu' 

Info: cpu: "eth_std_main_system" instantiated altera_nios2_qsys "cpu" 

Error: Generation stopped, 74 or more modules remaining 

Info: eth_std_main_system: Done eth_std_main_system" with 36 modules, 16 files, 949361 bytes 

Error: ip-generate failed with exit code 1: 2 Errors, 7 Warnings 

Info: Finished: Create HDL design files for synthesis
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
79 Views

 

--- Quote Start ---  

Hi, 

I am trying to regenerate the standard ethernet design useing quartus webpack 12.0 sp2 and I get the following errors when I generate the niosii-ethernet-standard-3c25/eth_std_main_system in Qsys. What am I doing wrong? 

Error: cpu: Failed to generate module eth_std_main_system_cpu 

Info: cpu: Done RTL generation for module 'eth_std_main_system_cpu' 

Info: cpu: "eth_std_main_system" instantiated altera_nios2_qsys "cpu" 

Error: Generation stopped, 74 or more modules remaining 

Info: eth_std_main_system: Done eth_std_main_system" with 36 modules, 16 files, 949361 bytes 

Error: ip-generate failed with exit code 1: 2 Errors, 7 Warnings 

Info: Finished: Create HDL design files for synthesis 

--- Quote End ---  

 

 

Found that generate doesn't work when using Quartus as an operating system
Reply