Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

TSE_MAC_INIT error

freesky
Beginner
277 Views

Hi ,

i'm using quartus prime -18.1 version software.while executing NIOS sample socket server application on  Cyclone 10 on my own board .i use msgdma IP  for TX & RX between TSE MAC & SDRAM.   when run as nios hadware,it's giving error like: "TSE_MAC_INIT error".

 

微信截图_20200730120227.png

the nios system with sgDMA can work sucess on cyclone IV  .we changed the FPGA to cyclone 10 LP  with the same sdram and phy schmatic.   I use Simple Socket Server template to build the software in eclipse  and run ,then nios console is like the picture.  i connect my PC to the board's RJ45 and fine configure the IP adress. the ethernet status shows  connected,  but i ping 192.168.1.234 failed.

 

0 Kudos
4 Replies
EricMunYew_C_Intel
Moderator
247 Views

Hi, Xu


May I know which document are you referring to ?


Eric


EricMunYew_C_Intel
Moderator
233 Views

Hi, Xu


May I know which Cyclone IV board you are using ?


Eric


EricMunYew_C_Intel
Moderator
226 Views

Hi, Xu


MAC address is difference between the PHY chip of Cyclone V/IV board and Cyclone 10LP board. You may be need to get the correct MAC address from the Cyclone 10LP board.

You may refer to below document on how to get the MAC address:

https://www.intel.com/content/dam/altera-www/global/en_US/uploads/9/97/CVE_Nios_II_Simple_Socket_Ser...


And you may need to check the interface between the Cyclone 10LP and the ethernet PHY chip, and the I/O parameters might be different from Cyclone IV/V.


For example, the ethernet interface in Cyclone 10LP is 3.3V, but 2.5V in Cyclone IV/V.


Cyclone VE development board:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/rm_cve_fpga_dev_boar...

Cyclone 10LP development board:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-c10-lp-eval-kit.pdf


Eric



EricMunYew_C_Intel
Moderator
214 Views

Hi, Xu


Can I close this if you have no more inquiry ?


Eric


Reply