Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

Testbench generation error with PCIe

Altera_Forum
Honored Contributor II
865 Views

Quartus 14.0 

 

Having trouble getting Gen3x4 PCIe to train at Gen3 , but the Gen3x8 design does train at Gen3. 

 

So ... went the Simulation route and the QSYS geenrate has an error in generating the simulation test bench etc. 

 

Any ideas ? Bob.
0 Kudos
0 Replies
Reply