Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

These is something wrong about DDR reading and writing

Altera_Forum
Honored Contributor II
760 Views

Hello everyone! 

When I used the DDR sdram( MT46V16M16)as the palce in which the program run. The nios console showed that the verification was failed. So I changed to run the program in the onchip ram, and then writed and read the DDR. From the address of 0x2f6 to the address of 0x305, the data read was not the data written, the data between the address of 0x6f6 to 7f5, 0xaf6 to 0xb05, 0xef6 to 0xf05 were wrong, too. The data writen is its address, howere, the data read is 0. 

When I change to run the program in another board, it have the same thing.  

Thanks very much for your reply!!
0 Kudos
0 Replies
Reply