Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Timing measurement

Altera_Forum
Honored Contributor II
795 Views

Hi, 

Please i try to measure timing of block on the Nios through alt_timestampe() function.  

It work fine :), but my probleme why when i measure a block that's contain for example 10 instruction (10 clock cycle) i get a big time.  

For example my frequency is 50 Mhz (0.02 micro-second), when i measure a timing of 10 addition, i should get 0.2 micro second but i find a timing 3 melli-second. 

Please help me, and if there are a method to compute number of clock cycle or number of instruction. 

 

Thank you
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
103 Views

The difference between your expected/actual results could be lots of things (interrupts, memory access, etc.) 

 

See this appnote for a good introduction to some of the techniques. 

http://www.altera.com/literature/an/an391.pdf 

 

And you can also use the NIOS signaltap plugin. 

http://www.altera.com/literature/an/an446.pdf
Reply