Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Tri-state Issues

Altera_Forum
Honored Contributor II
1,189 Views

I have a cyclone IV fpga based development board.The board has 16-bit ADC and DAC both sharing the 16 number of same pins .ADC and DAC IC data bus uses,same fpga pins.To share the pins usage i wanted to implement a tristate controller for both.In all the examples provided by the Altera,they use flash and external RAM.Can it be possible to share the pins of ADC and DAC ?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
106 Views

Why not simply used bidirectional ports: http://electronics.stackexchange.com/questions/33144/birectional-i-o-pin-in-verilog 

 

I assume the ADC and/or DAC have a chip select function as well. If direction = 1 use DAC, if direction - 0 read ADC.
Reply