- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
It seems that there are a bug in Quartus software for programming the EPCQ. The following workaround (http://www.altera.com/support/kdb/solutions/rd11192013_118.html) provided by Altera solve the problem (at least for one NIOS II) In my design I have two NIOS II's implemented in FPGA. To program the FPGA configuration + first CPU + second CPU into the EPCQ, I followed the exact step provided in the above link with slight modifications (in red) as shown below: Step 8. a. sof2flash --input=hw.sof --output=hw.flash --epcq -verbose b. elf2flash --input=sw1.elf --output=sw1.flash --epcs --after=hw.flash -verbose c. elf2flash --input=sw2.elf --output=sw2.flash --epcs --after=sw1.flash -verbose Step 9. a. nios2-flash-programmer --epcs --base=0x4081000 --device=1 --instance=0 hw.flash b. nios2-flash-programmer --epcs --base=0x4081000 --device=1 --instance=0 sw1.flash c. nios2-flash-programmer --epcs --base=0x4081000 --device=1 --instance=0 sw2.flash result: the FPGA configuration is uploaded from EPCQ and FPGA is booted up, BUT both CPU's are not functioning (i am not sure if it is uploaded or not). Any idea or advise? Thanks in advance. hbsLink Copied
- « Previous
-
- 1
- 2
- Next »
22 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- I successful!!It also needs to join this step after rebuilding project:"updata Memory initialization File" in Processing tools --- Quote End --- Yes you are right........Congratulations!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you!!!Thank you very much!!!!
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page
- « Previous
-
- 1
- 2
- Next »