Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

UART RS-232 IP -> simulation

Altera_Forum
Honored Contributor II
‎12-22-2015 03:19 PM
1,014 Views

Hi all,  

 

I'm trying to simulate the Altera's UART IP...  

 

 

As for the TX path, it works perfectly - I write the data via Avalon interface to address 0x01 and UART transmits it. 

 

 

In the testbench, I connect the UART RX directly to UART TX. So I expected that UART should receive the same data as it transmitted. But this doesn't happen - UART just receive nothing... It seems it even doesn't detect that something is coming on its RX...  

 

 

So, should this loopback (RX directly connected to TX) work in the simulation? Have someone simulated this IP?  

 

 

Thank you!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-10-2016 09:43 PM
281 Views

Hi, which FPGA are you using? I am using the Cyclone V SoC and trying to assign the UART_RX and UART_TX signals to "special function" pins, but I am unable to do so.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.