Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12603 Discussions

Update of TSE Core in Quartus 13.1

Altera_Forum
Honored Contributor II
‎12-09-2013 04:07 PM
1,059 Views

I have just updated the TSE core in 13.1 and it doesn't work. I have a working TSE Qsys design that worked in 13.0. Has anyone found any problem with this new updated core ? I had to re-configure all the parameters and update all the connections - however I checked everything and I all looks good. I also checked the updated manual to see if there is any additions and changes in the new core that have to be implemented - but I didn't find anything significant ! Can anyone help me ?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-20-2013 02:28 PM
314 Views

Did you solved your problem? I tried compiling Board Update Project example for Cyclone V GT board and got some timing violations when using 13.1, and the TSE is working poorly (data gets corrupted). I also saw that TimeQuest wrongly assumes that clock on the clock mux is a data and tries to optimize that path.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.