Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12410 Discussions

Updated documentation for the Device Tree Generator

Altera_Forum
Honored Contributor II
918 Views

Where can I find the most update documentation for the Device Tree Generator? 

 

I've read the page on Rocketboards https://rocketboards.org/foswiki/view/documentation/devicetreegenerator, but it offers only outdated information compared to the lastest altera kernels (altera-linux 4.12 and for altera-linux-ltsi 4.1.33). I had problems getting Ethernet and MMC working on the Atlas SoC / DE0-Nano. 

 

I have been struggling many, many days getting the kit up and running at a level where it can be used for a product concept test. I have to admit that I’ve been extremely close to giving up and discarding CycloneV for this project altogether. Finally I found that the board_files from the latest Rocketboard GSRD releases (https://releases.rocketboards.org/release/2017.10/gsrd/hw/) contains some clues to the new DT syntax, and as such I was able to reverse engineer it into my board file. In lack of documentation, I don’t know half of the DTAppend entries I’ve added, which does not give any good confidence.
0 Kudos
0 Replies
Reply