Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Using Altera-SoCFPGA-HardwareLib-GPIO-CV-GNU for Atlas board(DE0-Nano-SOC )

Altera_Forum
Honored Contributor II
1,038 Views

Hi all, 

when I use Altera-SoCFPGA-HardwareLib-GPIO-CV-GNU for Atlas board (DE0-Nano-SOC ), I faced to some problem. 

How can I use Altera-SoCFPGA-HardwareLib-GPIO-CV-GNU for Atlas board (DE0-Nano-SOC ) ?  

What is essential modifications for solving problems? 

Best Regards.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
105 Views

I am not sure what problem you are facing, but my guess is that DE0-Nano-SoC has less GPIO available (smaller package). Thus perhaps you can try to see if there is any GPIO instantiation that went above the number of available resources. 

 

Have you tried the GPIO example from here and migrate it to the DE0-Nano-SoC? 

https://www.altera.com/support/support-resources/design-examples/soc.html
Reply