Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

Using OLD_DATA with 'tightly coupled memory'

Altera_Forum
Honored Contributor II
980 Views

We are moving a project forward to quartos 14.1 (and new hardware). 

The qsys page for 'On-Chip memory' now lets you select single clock in order to get true dual port and OLD_DATA. 

However there is a comment that 'Tightly Coupled Memory operation requires dual port & dual clock sources. 

 

Lack of 'OLD_DATA' gave us grief on 9.1 and we fixed it by editing the memory wrapper. 

 

Does anyone know if this is still a bug/restriction in qsys, or is the comment wrong. 

 

IIRC the tightly coupled memory uses the 'address_stall' to hold the output data during 

pipeline stalls. This seems to be defined for the Cyclone V we are targetting.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
147 Views

Where did you see the comment on the Tightly Coupled Memory ....?  

 

You can just set dual port and single clock mode. It should work with old data.
Reply