Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Verify functionality of design in arria 10 SoC

Altera_Forum
Honored Contributor II
821 Views

Hi, 

 

I have generated & loaded .rbf file of Full Adder into corresponding windows partition of SDMMC and booted Arria 10 SoC successfully. 

 

I want to verify the functionality of Full Adder which is loaded into SoC thru .rbf. 

 

Can anyone provide me the steps to verify the design. 

 

Regards, 

Karthik.
0 Kudos
0 Replies
Reply