Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

We use in the lab Altera Monitor Program to download the NIOSII Processor on the FPGA chip and to compile the C-language codes. is there any way or simulator to do the experiments during lockdown without the Chip?

MZabi1
Beginner
321 Views
 
0 Kudos
2 Replies
EricMunYew_C_Intel
Moderator
267 Views

Hi, Zabin


You can run Nios II RTL simulation to verify your design without downloading to FPGA.


Platform Designer will allow you to generate a testbench and a tcl file for simulation using ModelSim. Nios SBT will allow you to generate .mif files (your C code) for memory initialization.


You may refer to page 433 to 439 of below:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/nios2/edh_ed_handbook.pd...


https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/intel...


Thanks.


Eric




EricMunYew_C_Intel
Moderator
260 Views

Hi, Zabin


The method or link I listed below will work for Nios simulation (with application C code).


Do you have anymore question ? can we close the case ?


Thanks.


Eric


Reply