Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12589 Discussions

Why qsys reports address overlap error?

Altera_Forum
Honored Contributor II
2,613 Views

I am working on a qsys subsystem, I try to increase the onchip_ram size. But After I configured the ip and modify the address, the qsys giving me errors (see attached screenshot). It is obvious that the cpu jtag debug module address doesn't overlap with the ram address. Why it still gives me error?

0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
1,064 Views

Anyone can help?

0 Kudos
Altera_Forum
Honored Contributor II
1,064 Views

The memory block size looks strange, it should be a nice round number. 

You should also move things so that the address map 'works' if the size of everything is rounded up to a power of 2.
0 Kudos
Altera_Forum
Honored Contributor II
1,064 Views

SOPC builder has assign base adresses, have you done the similar operation in Qsys?

0 Kudos
Altera_Forum
Honored Contributor II
1,064 Views

 

--- Quote Start ---  

The memory block size looks strange, it should be a nice round number. 

You should also move things so that the address map 'works' if the size of everything is rounded up to a power of 2. 

--- Quote End ---  

 

 

The ram size is 20K. 4eab in hex = 20139 in dec. So you mean I should change it to 4fff? 

 

Thanks.
0 Kudos
Altera_Forum
Honored Contributor II
1,064 Views

 

--- Quote Start ---  

SOPC builder has assign base adresses, have you done the similar operation in Qsys? 

--- Quote End ---  

 

 

The base address is assigned by Qsys, but I can change it.
0 Kudos
Altera_Forum
Honored Contributor II
1,064 Views

A size of 20*1024 would be more reasonable - probably what you get anyway. 

But move the jtag up to a 64k boundary
0 Kudos
Reply