Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12453 Discussions

Working project now gives "PLL cannot be synthesized" error

Altera_Forum
Honored Contributor II
810 Views

I just re-installed 11.1sp2 and opened my qsys project and now I get the "PLL cannot be synthesized" error. It appears to be a bug because it says this for all DDR2 ALTMEMFPHY configurations. No setting seems to make it go away. (I've seen a similar megawizzard bug but the workaround for megawizzard doesn't seem to apply here.) Any experience with this??? 

 

Greg
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
118 Views

altera will likely tell you to try with the latest version of quartus

Altera_Forum
Honored Contributor II
118 Views

Yeah, I'm sure they would. Unfortunately 12.1 seems to be giving people even more misery than 11.1. I'm re-installing from the web instead of an install file - the only difference between the last install and the previous one.

Reply