Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Writing to Avalon Memory-Mapped On-chip RAM from Avalon Streaming

Altera_Forum
Honored Contributor II
894 Views

Hello everyone, 

 

I currently have a custom component that is receiving data from an Avalon Streaming FIFO and I want to write the data to an Avalon MM On-Chip RAM. 

My main confusion is how fast the streaming data is coming in. Is it one symbol/clock cycle? 

If so, how can I write to the On-chip RAM symbol-by-symbol as the streaming data is coming into my custom component? Currently I am thinking of enabling the "ready" signal when I want to read from the streaming FIFO, but that all depends on how fast the streaming data is coming in. 

 

Thanks, 

 

Vinny
0 Kudos
0 Replies
Reply