Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

about reset vector address

Altera_Forum
Honored Contributor II
1,757 Views

hi everybody 

 

I want to know If I debug use the JTAG , does the reset vector address have any influence ? I set the reset vector address on ext flash.  

where do the code start to run ?
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
141 Views

Which external flash are you using?

Altera_Forum
Honored Contributor II
141 Views

 

--- Quote Start ---  

Which external flash are you using? 

--- Quote End ---  

 

 

nor flash.where do the code run from when debug using the jtag?
Altera_Forum
Honored Contributor II
141 Views

Are you referring to debug code?

Altera_Forum
Honored Contributor II
141 Views

 

--- Quote Start ---  

Are you referring to debug code? 

--- Quote End ---  

 

yes ,when debug code
Altera_Forum
Honored Contributor II
141 Views

The CPU starts from your reset vector address. Debug does not affect your application code.

Reply