Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12590 Discussions

about the limitation of ep1s25

Altera_Forum
Honored Contributor II
844 Views

We have done a project that the LE was occpupied 97%. After we download this .sof to fpga,we found that the EPM's reset pin was compelled to low voltage temporarily. So, the fpga was booted again by epm. 

but, when we download a smaller .sof file to fpga, all is OK! 

 

the pin: reset of EPM only connected to the Reset Detecting chip. I want to know why the EPM restart again. 

We have eliminate the reson: reconfig pin. I want to know: after config process by EPM,if the status_n pin is low voltage, the EPM can restart again?  

 

thank u!
0 Kudos
0 Replies
Reply