Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

alt_timestamp_start return -1

Altera_Forum
Honored Contributor II
813 Views

Hi,  

 

I have some problem at timerstamp. I already add timer at qsys and set timestamp at BSP editor.But it still not work. 

 

I get return value -1. Do someone know where is wrong?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
122 Views

Did you press the generate button after you edited the BSP settings? 

 

I can't see it clearly, but I think you set both your sys_clk_timer and timestamp_timer to be timer0? Can you disable the sys_clk_timer instead? Also remember to press the generate button.
Reply