Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
728 Views

altmemphy issue

Hi all, 

we are working with our PCB and our FPGA system include a Nios, onchip memory,DDR2 controller altmemphy and jtag UART. 

The problem is that you have verification error when we download Nios "Hello world" in onchip memory, and the strange thing is that the problem disappear when we disconnect DDR controller from Nios data bus and instruction bus. 

timng are ok. 

Is it possible that DDR controller blocks avalon bus if DDR initialization phase fail? 

Or what's the correlation between DDR controller connection and onchip verification error? 

Thanks in advance  

Giuseppe
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
34 Views

Hi Giuseppe, 

I had designed a similar system with Nios, DDR2 controller altmemphy, JTAG UART, but without a on-chip memory. Both data and instruction memory is located in DDR2. (Cyclone III, MT47H DDR2 IC) 

I came to know that exception,reset vectors will be stored in the first few address blocks of the DDR2 and then we can write and read the data from further addresses, is this true? 

What is the command to write and read the memory with a Nios-II processor?  

I know this is not related to verification error,sorry. 

Thank you for sharing your experience 

Regards, 

Sriram.
Reply