Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

avalon MM interface

Honored Contributor II

Hello All, 


I am trying to build a system using nios2, memory and a custom component with Avalon memory mapped interface. In the master side, it can be nios2 OR memory and the custom component is on the slave side. In the custom component, I have one slave port, it can be connected to more than one nios2 or memory. I hope arbitration between multiple masters & a single slave is automatically handled. But for my custom component functionalities, when signals come to slave port, I need to identify the master port (I mean where it is coming from). Can anyone help with this, please? 



0 Kudos
0 Replies