Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12604 Discussions

avalon-mm cyclone V PCIe with NIOS II

Altera_Forum
Honored Contributor II
‎08-27-2014 09:00 AM
1,041 Views

Hi, 

 

I have developed a design that implements a PCI express rootport with a Cyclone V GX connected with a NIOS II processor connected via Avalon bus. Is there any example that implements basic init operations from NIOS II processor to access CRA register, send/read TLPs.... Thanks. 

 

 

 

 

Adolfo
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.