Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

buses name in max+

Altera_Forum
Honored Contributor II
775 Views

hello 

I have 8 16-bit signal, and I want combine them to one signal. 

A0[15..0] 

A1[15..0] 

A2[15..0] 

A7[15..0] 

I want convert(or combine) them to this signal : A[7..0][15..0] 

all of this signals are in gdf(graphic editor file ). 

What should I do?
0 Kudos
0 Replies
Reply